Renesas R-IN32M3 Series User Manual page 59

Hide thumbs Also See for R-IN32M3 Series:
Table of Contents

Advertisement

R-IN32M3-EC User's Manual
4. Exception Handling
4.2
List of Interrupts
The interrupts below are the exceptions (interrupts) with exception numbers 16 and higher, which are assigned to the
NVIC of the Cortex-M3 CPU.
In the R-IN32M3, interrupts from the internal hardware and external pins are connected not only to the NVIC of the
Cortex-M3 but also to the internal hardware real-time OS (HW-RTOS), trigger for starting the internal DMA controllers
(common to both the general-purpose DMAC and real-time port DMAC), real-time ports, and timers.
The R-IN32M3 supports the following interrupts.
R18UZ0003EJ0501
Page 46 of 224
Jan. 12, 2021

Advertisement

Table of Contents
loading

This manual is also suitable for:

R-in32m3-ecMc-10287bf1-hn4-aMc-10287bf1-hn4-m1-a

Table of Contents