Intel PXA27 Series Design Manual page 70

Hide thumbs Also See for PXA27 Series:
Table of Contents

Advertisement

System Memory Interface
Table 6-1. Memory Address Map (Sheet 2 of 2)
Address
0x4800_0000
0xA000_0000
0xA400_0000
0xA800_0000
0xAC00_0000
II:6-2
Mapped Function
Memory Mapped
Registers (Memory Ctl)
SDRAM Bank 0
(64 Mbytes max)
SDRAM Bank 1
(64 Mbytes max)
SDRAM Bank 2
(64 Mbytes max)
SDRAM Bank 3
(64 Mbytes max)
Alternate
Alternate Mapped
Address
Memory Mapped
0x4800_0000
Registers (Memory Ctl)
SDRAM Bank 0
0x8000_0000
(256 Mbytes max)
SDRAM Bank 1
0x9000_0000
(256 Mbytes max)
SDRAM Bank 2
0xA000_0000
(256 Mbytes max)
SDRAM Bank 3
0xB000_0000
(256 Mbytes max)
®
Intel
PXA27x Processor Design Guide
Locations

Advertisement

Table of Contents
loading

Table of Contents