Data Registers - Omron SYSMAC CS Series Operation Manual

Programmable controllers
Hide thumbs Also See for SYSMAC CS Series:
Table of Contents

Advertisement

Data Registers

Sharing Index Registers
with CS1-H CPU Units

9-23 Data Registers

Examples
Range of Values
Data Register Initialization
1,2,3...
The following setting can be made from the PLC properties dialog box on the
CX-Programmer to control sharing index and data registers between tasks.
The sixteen Data Registers (DR0 to DR15) are used to offset the PLC mem-
ory addresses in Index Registers when addressing words indirectly.
The value in a Data Register can be added to the PLC memory address in an
Index Register to specify the absolute memory address of a bit or word in I/O
memory. Data Registers contain signed binary data, so the content of an
Index Register can be offset to a lower or higher address.
Set to a base value
with MOVR(560) or
MOVRW(561).
Set with a regular
instruction.
The following examples show how Data Registers are used to offset the PLC
memory addresses in Index Registers.
LD
DR0 ,IR0
MOV(021) #0001 DR0 ,IR1
The contents of data registers are treated as signed binary data and thus
have a range of –32,768 to 32,767.
Hexadecimal content
8000 to FFFF
–32,768 to –1
0000 to 7FFF
0 to 32,767
The Data Registers will be cleared in the following cases:
1. The operating mode is changed from PROGRAM mode to RUN/MONITOR
mode or vice-versa and the IOM Hold Bit is OFF.
2. The PLC's power supply is cycled and the IOM Hold Bit is OFF or not pro-
tected in the PLC Setup.
I/O Memory
Pointer
Adds the contents of DR0 to the contents
of IR0 and loads the bit at that PLC mem-
ory address.
Adds the contents of DR0 to the contents
of IR1 and writes #0001 to that PLC
memory address.
Decimal equivalent
Section 9-23
471

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cs1g/h-cpu_hCs1g/h-cpu_-ev1

Table of Contents