Table Of Contents - Analog Devices ADuCM320 Hardware Reference Manual

Table of Contents

Advertisement

UG-498

TABLE OF CONTENTS

Scope .................................................................................................. 1
Disclaimer .......................................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 4
Number Notations ........................................................................ 6
Register Access Conventions ...................................................... 6
Acronyms and Abbreviations ..................................................... 6
Introduction to the ADuCM320 .................................................... 7
Main Features of ADuCM320 .................................................... 7
Memory Organization ................................................................. 8
Clocking Architecture .................................................................... 10
Clocking Architecture Features ................................................ 10
Clocking Architecture Block Diagram .................................... 11
Clocking Architecture Overview.............................................. 12
Register Summary: Clock Architecture ................................... 12
Clocking Architecture Operation ............................................ 12
Register Details: Clock Architecture ........................................ 13
Power Management Unit ............................................................... 16
Power Management Unit Features ........................................... 16
Power Management Unit Overview ......................................... 16
Power Management Unit Operation ........................................ 16
Code Examples ........................................................................... 17
Register Summary: Power Management Unit ........................ 18
Register Details: Power Management Unit ............................. 18
ARM Cortex-M3 Processor .......................................................... 19
ARM Cortex-M3 Processor Features ....................................... 19
ARM Cortex-M3 Processor Overview .................................... 19
ARM Cortex-M3 Processor Operation ................................... 19
ADC Circuit .................................................................................... 21
ADC Circuit Features ................................................................ 21
ADC Circuit Block Diagram ..................................................... 21
ADC Circuit Overview .............................................................. 22
ADC Circuit Operation ............................................................. 22
ADC Transfer Function ............................................................. 23
ADC Typical Setup Sequence ................................................... 24
ADC Input Buffer ....................................................................... 24
ADC Internal Channels ............................................................. 24
ADC Support Circuits ............................................................... 25
ADuCM320 Hardware Reference Manual
 
Register Summary: ADC Circuit ............................................. 28
 
Register Details: ADC Circuit .................................................. 29
 
Register Summary: Additional Registers ................................ 33
 
Register Details: Additional Registers ..................................... 33
 
Analog Comparator ....................................................................... 35
 
Analog Comparator Features .................................................... 35
 
Analog Comparator Overview ................................................. 35
 
Analog Comparator Operation ................................................ 35
 
Register Summary: Analog Comparator ................................. 36
 
Register Details: Analog Comparator ...................................... 36
 
IDACs ............................................................................................... 37
 
IDAC Features ............................................................................ 37
 
IDAC Block Diagram ................................................................. 37
 
IDAC Overview .......................................................................... 37
 
Register Summary: IDAC ......................................................... 40
 
Register Details: IDAC ............................................................... 40
 
VDACs ............................................................................................. 43
 
VDAC Features ........................................................................... 43
 
VDAC Block Diagram ............................................................... 43
 
VDAC Overview ........................................................................ 43
 
VDAC Operation ....................................................................... 43
 
Register Summary: VDAC ........................................................ 44
 
Register Details: VDAC ............................................................. 44
 
System Exceptions and Peripheral Interrupts............................. 49
 
Cortex-M3 and Fault Management ......................................... 49
 
External Interrupt Configuration ............................................ 53
 
Register Summary: External Interrupts .................................. 53
 
Register Details: External Interrupts ....................................... 53
 
 
 
 
Reset ................................................................................................. 59
 
Reset Features ............................................................................. 59
 
Reset Operation .......................................................................... 59
 
Register Summary: Reset .......................................................... 60
 
Register Details: Reset ............................................................... 60
 
DMA Controller ............................................................................. 61
 
DMA Features ............................................................................. 61
 
DMA Overview .......................................................................... 61
 
DMA Operation ......................................................................... 61
Rev. C | Page 2 of 196
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADuCM320 and is the answer not in the manual?

Table of Contents