Data Sampling - Motorola MC68HC908AB32 Technical Data Manual

Serial Communications Interface

15.5.3.3 Data Sampling

PTE1/RxD
SAMPLES
RT
CLOCK
RT CLOCK
STATE
RT CLOCK
RESET
Technical Data
252
The receiver samples the PTE1/RxD pin at the RT clock rate. The RT
clock is an internal signal with a frequency 16 times the baud rate. To
adjust for baud rate mismatch, the RT clock is resynchronized at the
following times (see Figure
• After every start bit
• After the receiver detects a data bit change from logic 1 to logic 0
(after the majority of data bit samples at RT8, RT9, and RT10
returns a valid logic 1 and the majority of the next RT8, RT9, and
RT10 samples returns a valid logic 0)
To locate the start bit, data recovery logic does an asynchronous search
for a logic 0 preceded by three logic 1s. When the falling edge of a
possible start bit occurs, the RT clock begins to count to 16.
START BIT START BIT
QUALIFICATION VERIFICATION
Figure 15-6. Receiver Data Sampling
Serial Communications Interface Module (SCI)
15-6):
START BIT
DATA
SAMPLING
MC68HC908AB32
LSB
Rev. 1.0
—
MOTOROLA