Sci Control Register 2 (Scc2) - Motorola MC68HC908AB32 Technical Data Manual

Hcmos microcontroller unit
Table of Contents

Advertisement

MC68HC908AB32
Rev. 1.0
MOTOROLA
Enables the transmitter
Enables the receiver
Enables SCI wakeup
Transmits SCI break characters
Address:
$0014
Bit 7
6
Read:
SCTIE
TCIE
Write:
Reset:
0
0
Figure 15-10. SCI Control Register 2 (SCC2)
SCTIE — SCI Transmit Interrupt Enable Bit
This read/write bit enables the SCTE bit to generate SCI transmitter
CPU interrupt requests. Reset clears the SCTIE bit.
1 = SCTE enabled to generate CPU interrupt
0 = SCTE not enabled to generate CPU interrupt
TCIE — Transmission Complete Interrupt Enable Bit
This read/write bit enables the TC bit to generate SCI transmitter CPU
interrupt requests. Reset clears the TCIE bit.
1 = TC enabled to generate CPU interrupt requests
0 = TC not enabled to generate CPU interrupt requests
SCRIE — SCI Receive Interrupt Enable Bit
This read/write bit enables the SCRF bit to generate SCI receiver
CPU interrupt requests. Reset clears the SCRIE bit.
1 = SCRF enabled to generate CPU interrupt
0 = SCRF not enabled to generate CPU interrupt
ILIE — Idle Line Interrupt Enable Bit
This read/write bit enables the IDLE bit to generate SCI receiver CPU
interrupt requests. Reset clears the ILIE bit.
1 = IDLE enabled to generate CPU interrupt requests
0 = IDLE not enabled to generate CPU interrupt requests
Serial Communications Interface Module (SCI)
Serial Communications Interface Module (SCI)
5
4
3
SCRIE
ILIE
TE
0
0
0
I/O Registers
2
1
Bit 0
RE
RWU
SBK
0
0
0
Technical Data
265

Advertisement

Table of Contents
loading

Table of Contents