Queuing Transmission Data - Motorola MC68HC908AB32 Technical Data Manual

Hcmos microcontroller unit
Table of Contents

Advertisement

16.7 Queuing Transmission Data

MC68HC908AB32
Rev. 1.0
MOTOROLA
The double-buffered transmit data register allows a data byte to be
queued and transmitted. For an SPI configured as a master, a queued
data byte is transmitted immediately after the previous transmission has
completed. The SPI transmitter empty flag (SPTE) indicates when the
transmit data buffer is ready to accept new data. Write to the transmit
data register only when the SPTE bit is high.
timing associated with doing back-to-back transmissions with the SPI
(SPSCK has CPHA: CPOL = 1:0).
1
WRITE TO SPDR
SPTE
SPSCK
CPHA:CPOL = 1:0
MOSI
SPRF
READ SPSCR
READ SPDR
1
CPU WRITES BYTE 1 TO SPDR, CLEARING SPTE BIT.
BYTE 1 TRANSFERS FROM TRANSMIT DATA
2
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
CPU WRITES BYTE 2 TO SPDR, QUEUEING BYTE 2
3
AND CLEARING SPTE BIT.
4 FIRST INCOMING BYTE TRANSFERS FROM SHIFT
REGISTER TO RECEIVE DATA REGISTER, SETTING
SPRF BIT.
5
BYTE 2 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
6 CPU READS SPSCR WITH SPRF BIT SET.
Figure 16-8. SPRF/SPTE CPU Interrupt Timing
The transmit data buffer allows back-to-back transmissions without the
slave precisely timing its writes between transmissions as in a system
with a single data buffer. Also, if no new data is written to the data buffer,
the last value contained in the shift register is the next data word to be
transmitted.
Serial Peripheral Interface Module (SPI)
Serial Peripheral Interface Module (SPI)
3
5
2
MSB BIT
BIT
BIT
BIT
BIT
BIT
LSB MSB BIT
6
5
4
3
2
1
BYTE 1
4
7 CPU READS SPDR, CLEARING SPRF BIT.
8
CPU WRITES BYTE 3 TO SPDR, QUEUEING BYTE
3 AND CLEARING SPTE BIT.
9
SECOND INCOMING BYTE TRANSFERS FROM SHIFT
REGISTER TO RECEIVE DATA REGISTER, SETTING
SPRF BIT.
10
BYTE 3 TRANSFERS FROM TRANSMIT DATA
REGISTER TO SHIFT REGISTER, SETTING SPTE BIT.
11 CPU READS SPSCR WITH SPRF BIT SET.
12 CPU READS SPDR, CLEARING SPRF BIT.

Queuing Transmission Data

Figure 16-8
shows the
8
10
BIT
BIT
BIT
BIT
BIT
LSB MSB BIT
6
5
4
3
2
1
BYTE 2
9
6
7
Technical Data
BIT
BIT
6
5
4
BYTE 3
11
12
291

Advertisement

Table of Contents
loading

Table of Contents