Table of Contents
Advertisement
10
TML1 Counter, High (TML1CTH)
TML1 Counter, Low (TML1CTL)
D0
1
2
D0
1
2
D
Bit Name
0-15
TML1CTH
TML1CTL
Note: This register must always be accessed in words (32 bits) beginning with the address of TML1CTH.
The TML1 Counter is a 32-bit up-counter, which starts counting upon deassertion of reset. The
TML1CTH register accommodates the 16 high-order bits, and the TML1CTL register
accommodates the 16 low-order bits of the 32-bit counter.
The counter can be read on-the-fly.
3
4
5
6
TML1CTH (16 high-order bits)
3
4
5
6
TML1CTL (16 low-order bits)
10-155
MULTIJUNCTION TIMERS
10.6 TML (Input-related 32-bit Timer)
7
8
9
10
11
7
8
9
10
11
Function
32-bit counter value (16 high-order bits)
32-bit counter value (16 low-order bits)
<Address: H'0080 0FE0>
<Address: H'0080 0FE2>
12
13
14
D15
12
13
14
D15
<When reset: Indeterminate>
R
Ver.0.10
W
Advertisement
Table of Contents
