Mitsubishi Electric L26CPU-BT User Manual page 402

Melsec-l cc-link system master/local module
Hide thumbs Also See for L26CPU-BT:
Table of Contents

Advertisement

When the local station where expanded cyclic setting has been made and the remote I/O stations where
remote I/O station points setting has been made are connected
Master station
Buffer memory name
Station No. 1 RX offset
Station No. 1 RX size
Station No. 2 RX offset
Station No. 2 RX size
Station No. 3 RX offset
Station No. 3 RX size
Station No. 4 RX offset
Station No. 4 RX size
Station No. 1 RY offset
Station No. 1 RY size
Station No. 2 RY offset
Station No. 2 RY size
Station No. 3 RY offset
Station No. 3 RY size
Station No. 4 RY offset
Station No. 4 RY size
Station No. 1 RWw offset
Station No. 1 RWw size
Station No. 2 RWw offset
Station No. 2 RWw size
Station No. 3 RWw offset
Station No. 3 RWw size
Station No. 4 RWw offset
Station No. 4 RWw size
Station No. 1 RWr offset
Station No. 1 RWr size
Station No. 2 RWr offset
Station No. 2 RWr size
Station No. 3 RWr offset
Station No. 3 RWr size
400
Local station
(Station number 1,
Occupies 2 stations,
Expanded cyclic setting:
octuple)
Value
4000
Head buffer memory address of RX of station No. 1
H
24 (18
)
384 (number of RX points) / 16 = 24 words
H
4000
As 2 stations are occupied, the area of station No. 1 is checked.
H
0 (default)
As 2 stations are occupied, the area of station No. 1 is checked.
4018
Head buffer memory address of RX of station No. 3
H
Though the lower 8 bits of the buffer memory address 4018
1 (1
)
H
size of RX of station No. 3, 1 is stored since less than 1 word is rounded up.
4018
Head buffer memory address of RX of station No. 4
H
Though the upper 8 bits of the buffer memory address 4018
1 (1
)
H
size of RX of station No. 4, 1 is stored since less than 1 word is rounded up.
4200
Head buffer memory address of RY of station No. 1
H
24 (18
)
384 (number of RY points) / 16 = 24 words
H
4200
As 2 stations are occupied, the area of station No. 1 is checked.
H
0 (default)
As 2 stations are occupied, the area of station No. 1 is checked.
4218
Head buffer memory address of RY of station No. 3
H
Though the lower 8 bits of the buffer memory address 4218
1 (1
)
H
size of RY of station No. 3, 1 is stored since less than 1 word is rounded up.
4218
Head buffer memory address of RY of station No. 4
H
Though the upper 8 bits of the buffer memory address 4218
1 (18
)
H
size of RY of station No. 4, 1 is stored since less than 1 word is rounded up.
4400
Head buffer memory address of RWw of station No. 1
H
64 (40
)
2 (number of occupied stations)  32 (expanded cyclic setting) = 64
H
4400
As 2 stations are occupied, the area of station No. 1 is checked.
H
0 (default)
As 2 stations are occupied, the area of station No. 1 is checked.
4440
Head buffer memory address of RWw of station No. 3
H
0 (default)
Buffer memory size of RWw of station No. 3
4440
Head buffer memory address of RWw of station No. 4
H
0 (default)
Buffer memory size of RWw of station No. 4
4C00
Head buffer memory address of RWr of station No. 1
H
64 (40
)
2 (number of occupied stations)  32 (expanded cyclic setting) = 64
H
4C00
As 2 stations are occupied, the area of station No. 1 is checked.
H
0 (default)
As 2 stations are occupied, the area of station No. 1 is checked.
4C40
Head buffer memory address of RWr of station No. 3
H
0 (default)
Buffer memory size of RWr of station No. 3
Remote I/O station
(Station number 3,
Occupies 1 station,
Remote I/O station point
setting: 8-point setting)
Description
Remote I/O station
(Station number 4,
Occupies 1 station,
Remote I/O station point
setting: 8-point setting)
are the corresponding
H
are the corresponding
H
are the corresponding
H
are the corresponding
H

Advertisement

Table of Contents
loading

This manual is also suitable for:

L26cpu-pbtLj61bt11

Table of Contents