Motorola CPU32 Reference Manual page 87

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

III
ANDI
AND Immediate
Effective Address field -
Specifies the destination operand.
Only data alterable addressing modes are allowed as shown:
Addressing Mode
Mode
Register
Addressing Mode
On
000
Reg. number: On
(xxx).w
An
-
-
(xxx).L
(An)
010
Reg. number: An
#(data)
(An)
+
011
Reg. number: An
-(An)
100
Reg. number: An
(d16, An)
101
Reg. number: An
(d16, PC)
(ds, An, Xn)
110
Reg. number: An
(dS, PC, Xn)
(bd, An, Xn)
110
Reg. number: An
(bd, PC, Xn)
Immediate field -
(Data immediately following the instruction):
If size
=
00,
the data is the low-order byte of the immediate word.
If size
=
01,
the data is the entire immediate word.
If size
=
10,
the data is the next two immediate words.
ANDI
Mode
Register
111
000
111
001
-
-
-
-
-
-
-
-
MOTOO0LA
4-34
INSTRUCTION SET
CPU32 REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents