Motorola CPU32 Reference Manual page 135

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

EORI
to SR
Operation:
Assembler
Syntax:
Attributes:
Exclusive OR Immediate to Status Register
(Privileged Instruction)
If supervisor state
then Source
e
SR
=>
SR
else TRAP
EORI #(data). SR
Size
=
(Word)
EORI
to SR
Description:
Performs an exclusive OR operation on the contents of the status register using the
immediate operand. and stores the result in the status register. All implemented bits of the status
register are affected.
Condition Codes:
x
N
z
v
c
X Changed if bit 4 of immediate operand is one. Unchanged otherwise.
N Changed if bit 3 of immediate operand is one. Unchanged otherwise.
Z Changed if bit 2 of immediate operand is one. Unchanged otherwise.
V Changed if bit 1 of immediate operand is one. Unchanged otherwise.
C Changed if bit 0 of immediate operand is one. Unchanged otherwise.
Instruction Format:
15
14
13
12
11
10
9
8
7
6
5
4
o
0
I
0
o
I
1
o
1
0 0 1
WORD DATA (16 BITS)
3
2
0
1
I
0
I
0
MOTOROLA
4-82
INSTRUCTION SET
CPU32 REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents