Motorola CPU32 Reference Manual page 163

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

II
MOVES
Move Address Space
(Privileged Instruction)
Operation:
Assembler
Syntax:
Attributes:
If supervisor state
then Rn
~
Destination [DFC] or Source [SFC]
~
Rn
else TRAP
MOVES Rn, (ea)
MOVES (ea), Rn
Size
=
(Byte, Word, Long)
MOVES
Description:
Moves the byte, word, or long operand from the specified general register to a location
within the address space specified by the destination function code (DFC) register; or moves the
byte, word, or long operand from a location within the address space specified by the source
function code (SFC) register to the specified general register.
If the destination is a data register, the source operand replaces the corresponding low-order bits
of the data register, depending on the size of the operation. If the destination is an address
register, the source operand is sign-extended to 32 bits and then loaded into the address
register.
Condition Codes:
Not affected.
Instruction Format:
15
14
13
12
11
10
9
8
0
0
0
0
1
1
1
0
AID
REGISTER
dr
0
0
0
Instruction Fields:
Size field - Specifies the size of the operation:
00 - Byte operation
01 - Word operation
10 -
Long operation
7
SIZE
o
-I
MOTOROLA
4-110
INSTRUCTION SET
6
5
4
3
2
o
EFFECTIVE ADDRESS
MODE
REGISTER
0
o I o I
0
o I
o
I
0
CPU32 REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents