Motorola CPU32 Reference Manual page 85

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

II
AND
Logical AND
AND
Effective Address field -
Determines addressing mode:
If the location specified is a source operand, only data addressing modes are allowed as
shown:
Addressing Mode
Mode
Register
Addressing Mode Mode
Register
On
000
Reg. number: On
(xxx).W
111
000
An
-
-
(xxx).L
111
001
(An)
010
Reg. number: An
#(data)
111
100
(An)
+
011
Reg. number: An
-(An)
100
Reg. number: An
(d16, An)
101
Reg. number: An
(d16, PC)
111
010
(de, An, Xn)
110
Reg. number: An
(de, PC, Xn)
111
011
(bd, An, Xn)
110
Reg. number: An
(bd, PC, Xn)
111
011
If the location specified is a destination operand, only memory alterable addressing modes are
allowed as shown:
Addressing Mode
Mode
Register
Addressing Mode Mode
Register
On
-
-
(xxx).W
111
000
An
-
-
(xxx).L
111
001
(An)
010
Reg. number: An
#(data)
-
-
(An)
+
011
Reg. number: An
-(An)
100
Reg. number: An
(d16, An)
101
Reg. number: An
(d16, PC)
-
-
(de, An, Xn)
110
Reg. number: An
(de, PC, Xn)
-
-
(bd, An, Xn)
110
Reg. number: An
(bd, PC, Xn)
-
-
NOTES:
1. The On mode is used when the destination is a data register; the destination (ea) mode is
invalid for a data register.
2. Most assemblers use ANDI when the source is immediate data.
MOTOROLA
4-32
INSTRUCTION SET
CPU32 REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents