Motorola CPU32 Reference Manual page 159

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

III
MOVEM
Move Multiple Registers
MOVEM
For memory-to-register transfers, only control addressing modes or the postincrement addressing
mode are allowed as shown:
Addressing Mode
Mode
Register
Addressing Mode Mode
Register
On
-
-
(xxx).W
111
000
An
-
-
(xxx).L
111
001
(An)
010
Reg. number: An
#(data)
-
-
(An)
+
011
Reg. number: An
-(An)
-
-
(d16, An)
101
Reg. number: An
(d16, PC)
111
010
(de, An, Xn)
110
Reg. number: An
(d
s ,
PC, Xn)
111
011
(bd, An, Xn)
110
Reg. number: An
(bd, PC, Xn)
111
011
Register List Mask field -
Specifies the registers to be transferred.
The low-order bit
corresponds to the first register to be transferred; the high-order bit corresponds to the last
register to be transferred. Thus, both for control modes and for the postincrement mode
addresses, the mask correspondence is:
15
14
13
12
11
10
9
8
7
6
5 4 3
2
o
I
A7
I
A6
I
A5
I
A4
I
A3
I
A2
I
A1
I
AO
I
07
06
05
04
03
02
01
DO
For predecrement mode addresses, the mask correspondence is reversed:
15
14
13
12
11
10
9 8 7
6
5
4
3
2
o
DO
01
02
03
04
05
06
07
I
AO
I
A1
A2
A3
A4
A5
A6
A7
MOTOROLA
4-106
NOTE
An extra read bus cycle occurs for memory operands. This accesses an operand
at one address higher than the last register image required.
INSTRUCTION SET
CPU32 REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents