Motorola CPU32 Reference Manual page 244

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

MULS (Word)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
o
EFFECTIVE ADDRESS
1
1
0
0
REGISTER
1
1
1
I
MODE
REGISTER
ABeD
EXG
ADD
15
14
13
12
11
10
9
8
7
6
I
1
I
o
o
REGISTER Rx
o
o
RIM Field: 0
=
Data Register to Data Register 1
=
Memory to Memory
If RIM
=
0, both registers must be data registers
5
4
3
2
0
o
o
I
RIM
I
REGISTERRy
If RIM
= 1,
both registers must be address registers for Predecrement Addressing mode
15
14
13
12
11
10
9
1
1
0
o
REGISTER
Rx
Opmode Field: Specifies type of exchange
01000 - Data Register Exchange
01001 -
Address Register Exchange
8
7
6 5 4
3
2
0
OPMODE
REGISTERRy
10001 -
Data Register I Address Register (Rx specifies data register, Ry specifies address register)
15
14
13
12
11
1
1
Opmode Field:
0
1
Byte
000
100
10
REGISTER
Word
001
101
9
8
7
OPMODE
Long
010
110
6
5
4
3
2
EFFECTIVE ADDRESS
MODE
Operation
(ea»)
+
(Dn»)
~
(Dn)
(Dn»)
+
«ea»)
~
(ea)
I
REGISTER
o
ADDA
15
14
13
12
11
1
1
Opmode Field:
0
1
Word
011
CPU32 REFERENCE MANUAL
10
REGISTER
Long
111
9
8
7
6
5
OPMODE
Operation
(ea»)
+
(An»)
~
(An)
INSTRUCTION SET
4
3
2
o
EFFECTIVE ADDRESS
MODE
I
REGISTER
MOTOROLA
4-191
III

Advertisement

Table of Contents
loading

Table of Contents