Motorola CPU32 Reference Manual page 238

M68300 series central processor unit
Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

MOVE USP
15
14
13
12
11
10
9
8
7
6
5
4
3
2
0
I
0 1 1 1 0 1 0 1 1 1 1 1 1 1 0 1 0 1 1 1 1 1 0 1
DR 1
REGISTER
DR Field:
0
=
Move An to USP
1
=
Move USP to An
RESET
15
14
13
12
11
10
9
8
7
6
5
4
3
2
0
0 1 1 1 0 1 0 1 1
I
1
1 1 0 1 0 1 1 1 1
1 1 0 1 0 1 0 1 0
NOP
15
14
13
12
11
10
9
8
7
6
5
4
3
2
0
0 1 1
0 1 0 1 1
1
1 1 0 1 0 1 1 1 1
1 1 0 1 0 1 0 1 1 1
STOP
15
14
13
12
11
10
9
8
7
6
5
4
3
2
0
0 1 1 1 0 1 0 1 1 1 1 1 1
0
0
1
1 1 1 1 0 1 0 1 1 1 0
I
IMMEDIATE DATA
RTE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
0
0 1 1 1 0 1 0 1 1 1 1
1 1 0 1 0 1 1
1
1 1 0 1 0 1 1 1 1
Format/Offset Word (in stack frame)
15
14
13
12
11
10
9
8
7
6
5
4
3
2
0
FORMAT
1 0 1 0 1
VECTOR OFFSET
Format Field: Four bits imply frame size; only values
000-0010
and
1000-1011
are used.
RTD
15
14
13
12
11
9
8
7
6
4
3
2
0
RTS
15
14
13
12
11
10
9
8
7
6
5
4 3 2
0
0 1 1 1 0 1 0 1 1 1 1 1 1 1 0 1 0 1 1 1 1
CPU32 REFERENCE MANUAL
INSTRUCTION SET
MOTOROLA
4-185
III

Advertisement

Table of Contents
loading

Table of Contents