Pmcmd Register; Pmcfg Register; Pmcmd Register Field Descriptions; Pmcfg Register Field Descriptions - Texas Instruments TMS320C6A816 Series Technical Reference Manual

C6-integra dsp+arm processors
Table of Contents

Advertisement

www.ti.com

13.4.4.7 PMCMD Register

The power management command register (PMCD) is described in the figure and table below.
31
15
LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set; -n = value after reset
Bit
Field
31-2
Reserved
1
PM_XMT_TURNOFF
0
PM_XMT_PME

13.4.4.8 PMCFG Register

The power management configuration register (PMCFG) is described in the figure and table below.
31
15
LEGEND: R = Read only; W = Write only; -n = value after reset
Bit
Field
31-3
Reserved
2
RDY_ENTR_L23
1
Reserved
0
ENTR_L23
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
Figure 13-19. PMCMD Register
Reserved
Reserved
R-0
Table 13-22. PMCMD Register Field Descriptions
Value
Description
0
Reserved
0
Write 1 to transmit a PM_TURNOFF message. Reads zero. Applicable in RC mode only.
0
Write 1 to transmit a PM_PME message. Reads zero. Applicable to EP mode only.
Figure 13-20. PMCFG Register
Reserved
Reserved
R-0
Table 13-23. PMCFG Register Field Descriptions
Value
Description
0
Reserved
0
Read L2/L3 entry readiness. Applicable to RC and EP.
0
Reserved
0
Write one to enable entry to L2/L3 ready state. Applicable to RC and EP.
© 2011, Texas Instruments Incorporated
R-0
2
PM_XMT_TURNOFF
R/W1S
-0
R-0
3
2
RDY_ENTR_L23
R-0
Peripheral Component Interconnect Express (PCIe)
Registers
1
0
PM_XMT_PME
R/W1S
-0
1
0
Reserved
ENTR_L23
R-0
W-0
16
16
1313

Advertisement

Table of Contents
loading

Table of Contents