Receive Dma Wakeup Register (I2C_Dmatxwake_En); Transmit Dma Wakeup Register (I2C_Dmatxwake_En) Field Descriptions - Texas Instruments TMS320C6A816 Series Technical Reference Manual

Registers
7.3.15 Transmit DMA Wakeup Register (I2C_DMATXWAKE_EN)
All 1-bit fields enable a specific (synchronous) DMA request source to generate an asynchronous
wakeup (on the appropriate swakeup line). Note that the I2C_SYSC.ENAWAKEUP field is the global
(slave) wakeup enabler, and that it is disabled by default.
Figure 7-28. Receive DMA Wakeup Register (I2C_DMATXWAKE_EN)
31
15 14
Reserved XDR
R-0 R/W-0
7 6
Reserved STC
R-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7-18. Transmit DMA Wakeup Register (I2C_DMATXWAKE_EN) Field Descriptions
Bit Field Value
31-15 Reserved 0
14 XDR
0
1
13 RDR
0
1
12 Reserved 0
11 ROVR
0
1
10 XUDF
0
1
9 AAS
0
1
8 BF
0
1
7 Reserved 0
6 STC
0
1
5 GC
0
1
4 Reserved 0
3 DRDY
0
1
880
Inter-Integrated Circuit (I2C) Controller Module
Preliminary
Reserved
R-0
13 12
RDR Reserved
R/W-0 R-0
5 4
GC Reserved
R/W-0 R-0
Description
Reserved
Transmit draining wakeup set.
Transmit draining interrupt disabled
Transmit draining interrupt enabled
Receive draining wakeup set.
Receive draining interrupt disabled
Receive draining interrupt enabled
Reserved
Receive overrun wakeup set.
Receive overrun interrupt disabled
Receive draining interrupt enabled
Transmit underflow wakeup set.
Transmit underflow interrupt disabled
Transmit underflow interrupt enabled
Address as slave IRQ wakeup set.
Addressed as slave interrupt disabled
Addressed as slave interrupt enabled
Bus free IRQ wakeup set.
Bus free wakeup disabled
Bus free wakeup enabled
Reserved
Start condition IRQ wakeup set.
Start condition wakeup disabled
Start condition wakeup enabled
General call IRQ wakeup set.
General call wakeup disabled
General call wakeup enabled
Reserved
Receive/transmit data ready IRQ wakeup set.
Transmit/receive data ready wakeup disabled
Transmit/receive data ready wakeup enabled
© 2011, Texas Instruments Incorporated
11 10
ROVR XUDF
R/W-0 R/W-0
3 2
DRDY ARDY
R/W-0 R/W-0
Submit Documentation Feedback
www.ti.com
16
9 8
AAS BF
R/W-0 R/W-0
1 0
NACK AL
R/W-0 R/W-0
SPRUGX9 – 15 April 2011