www.ti.com
Figure 17-5. Timing Diagram of Pulse-Width Modulation with SCPWM = 0
pi_timer_clk
internal
overflow pulse
internal
match pulse
timer_pwm
(TRG=01 & PT=0)
timer_pwm
(TRG=10 & PT=0)
timer_pwm
(TRG=10 & PT=1)
timer_pwm
(TRG=01 & PT=1)
Figure 17-6. Timing Diagram of Pulse-Width Modulation with SCPWM = 1
Set-up mode sequence
pi_timer_clk
internal
overflow pulse
internal
match pulse
timer_pwm
(TRG=01 & PT=0)
timer_pwm
(TRG=10 & PT=0)
timer_pwm
(TRG=10 & PT=1)
timer_pwm
(TRG=01 & PT=1)
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
First
match
event
ignored
© 2011, Texas Instruments Incorporated
Architecture
1639
Timers