Epson S1C17624 Technical Manual page 161

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

13 16-BiT PWM TiMeRS (T16a2)
T16a Comparator/Capture Ch.x a Data Registers (T16a_CCax)
Register name address
Bit
T16a
0x5406
D15–0 CCa[15:0]
Comparator/
0x5426
Capture Ch.x a
(16 bits)
Data Register
(T16a_CCax)
D[15:0]
CCa[15:0]: Compare/Capture a Data Bits
In comparator mode (CCAMD/ T16A_CCCTLx register = 0)
Sets a compare A data, which will be compared with the counter value, through this register.
The counter value comparison timing varies according to the CBUFEN/T16A_CTLx register value. For
more information, see "Comparator mode (CCAMD/CCBMD = 0, default)" in Section 13.4.1.
note: After the T16A_CCAx register has been set, wait for one or more T16A2 count clock cycles
and then run the counter.
In capture mode (CCAMD = 1)
When the counter value is captured at the external trigger signal (CAPAx) edge selected using
CAPATRG[1:0]/T16A_CCCTLx register, the captured value is loaded to this register. At the same time
a capture A interrupt can be generated, thus the captured counter value can be read out in the interrupt
handler.
T16a Comparator/Capture Ch.x B Data Registers (T16a_CCBx)
Register name address
Bit
T16a
0x5408
D15–0 CCB[15:0]
Comparator/
0x5428
Capture Ch.x B
(16 bits)
Data Register
(T16a_CCBx)
D[15:0]
CCB[15:0]: Compare/Capture B Data Bits
In comparator mode (CCBMD/ T16A_CCCTLx register = 0)
Sets a compare B data, which will be compared with the counter value, through this register.
The counter value comparison timing varies according to the CBUFEN/T16A_CTLx register value. For
more information, see "Comparator mode (CCAMD/CCBMD = 0, default)" in Section 13.4.1.
note: After the T16A_CCBx register has been set, wait for one or more T16A2 count clock cycles
and then run the counter.
In capture mode (CCBMD = 1)
When the counter value is captured at the external trigger signal (CAPBx) edge selected using CAPB-
TRG[1:0]/T16A_CCCTLx register, the captured value is loaded to this register. At the same time a
capture B interrupt can be generated, thus the captured counter value can be read out in the interrupt
handler.
T16a Comparator/Capture Ch.x interrupt enable Registers (T16a_ienx)
Register name address
Bit
T16a
0x540a
D15–6 –
Comparator/
0x542a
D5
Capture Ch.x
(16 bits)
D4
interrupt enable
D3
Register
D2
(T16a_ienx)
D1
D0
D[15:6]
Reserved
13-18
name
Function
Compare/capture A data
CCA15 = MSB
CCA0 = LSB
name
Function
Compare/capture B data
CCB15 = MSB
CCB0 = LSB
name
Function
reserved
CaPBOWie Capture B overwrite interrupt enable 1 Enable
CaPaOWie Capture A overwrite interrupt enable 1 Enable
CaPBie
Capture B interrupt enable
CaPaie
Capture A interrupt enable
CBie
Compare B interrupt enable
Caie
Compare A interrupt enable
Seiko epson Corporation
Setting
init. R/W
0x0 to 0xffff
0x0 R/W
Setting
init. R/W
0x0 to 0xffff
0x0 R/W
Setting
init. R/W
0 Disable
0 Disable
1 Enable
0 Disable
1 Enable
0 Disable
1 Enable
0 Disable
1 Enable
0 Disable
S1C17624/604/622/602/621 TeChniCal Manual
Remarks
Remarks
Remarks
0 when being read.
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c17604S1c17622S1c17602S1c17621

Table of Contents