Agilent Technologies 8753ET User Manual page 126

Network
Hide thumbs Also See for 8753ET:
Table of Contents

Advertisement

Making Measurements
Using Test Sequencing
Table 1-6 Test Set Interconnect Pin Designation
Pin Number
Pin Description
Pin 1
No Connection (NC)
Sweep delay: holds off sweeps until test set has finished sweeping (85046A/B and 85047B only)
Pin 2
Same as Test Sequence (TTL OUT) output BNC connector
Pin 3
NC
Pin 4
NC
Pin 5
Pin 6
NC
Ground
Pin 7
Hi-forward/Low-reverse. Follows the test port indicator.
Pin 8
NC
Pin 9
Pin 10
Lstarttrig: Not used. Do not connect anything to this pin.
Pin 11
TESTSET I/O Bit 2 (most significant bit). +5 V when TESTSET I/O has values of 4, 5, 6, or 7. Otherwise, bit is
TTL low.
Ground
Pin 12
NC
Pin 13
+22 Volts
Pin 14
NC
Pin 15
Pin 16
NC
Same as Limit Test output BNC connector
Pin 17
Ground
Pin 18
NC
Pin 19
Pin 20
NC
Pin 21
Ground
TESTSET I/O Bit 0 (least significant bit). +5 V when TESTSET I/O has values of 1, 3, 5, or 7. Otherwise, bit is
Pin 22
TTL low.
TESTSET I/O Bit 1 (middle bit). +5 V when TESTSET I/O has values of 2, 3, 6, or 7. Otherwise, bit is TTL low.
Pin 23
Lremtrig: TTL low when TEST- SET I/O pins are valid. This bit can be used to latch these values.
Pin 24
NC
Pin 25
1-112

Advertisement

Table of Contents
loading

This manual is also suitable for:

8753es

Table of Contents