Motorola MC68HC908GP32 Technical Data Manual page 50

Table of Contents

Advertisement

Memory Map
Addr.
Register Name
$000A
Unimplemented
$000B
Unimplemented
Data Direction Register E
$000C
(DDRE)
Port A Input Pullup Enable
$000D
Register
(PTAPUE)
Port C Input Pullup Enable
$000E
Register
(PTCPUE)
Port D Input Pullup Enable
$000F
Register
(PTDPUE)
SPI Control Register
$0010
(SPCR)
SPI Status and Control
$0011
Register
(SPSCR)
SPI Data Register
$0012
(SPDR)
SCI Control Register 1
$0013
(SCC1)
Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 8)
Technical Data
48
Freescale Semiconductor, Inc.
Bit 7
6
Read:
Write:
Reset:
0
0
Read:
Write:
Reset:
0
0
Read:
0
0
Write:
Reset:
0
0
Read:
PTAPUE7 PTAPUE6 PTAPUE5 PTAPUE4 PTAPUE3 PTAPUE2 PTAPUE1 PTAPUE0
Write:
Reset:
0
0
Read:
0
PTCPUE6 PTCPUE5 PTCPUE4 PTCPUE3 PTCPUE2 PTCPUE1 PTCPUE0
Write:
Reset:
0
0
Read:
PTDPUE7 PTDPUE6 PTDPUE5 PTDPUE4 PTDPUE3 PTDPUE2 PTDPUE1 PTDPUE0
Write:
Reset:
0
0
Read:
DMAS
SPRIE
Write:
Reset:
0
0
Read:
SPRF
ERRIE
Write:
Reset:
0
0
Read:
R7
R6
Write:
T7
T6
Reset:
Read:
LOOPS
ENSCI
Write:
Reset:
0
0
= Unimplemented
Memory Map
For More Information On This Product,
Go to: www.freescale.com
5
4
3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
SPMSTR
CPOL
CPHA
1
0
1
OVRF
MODF
SPTE
0
0
1
R5
R4
R3
T5
T4
T3
Unaffected by reset
TXINV
M
WAKE
0
0
0
R = Reserved
MC68HC908GP32
2
1
Bit 0
0
0
0
0
0
0
0
DDRE1
DDRE0
0
0
0
0
0
0
0
0
0
0
0
0
SPWOM
SPE
SPTIE
0
0
0
MODFEN
SPR1
SPR0
0
0
0
R2
R1
R0
T2
T1
T0
ILTY
PEN
PTY
0
0
0
U = Unaffected
MC68HC08GP32
Rev. 6
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents