Tim Counter Prescaler; Input Capture - Motorola MC68HC908GP32 Technical Data Manual

Table of Contents

Advertisement

Addr.
Register Name
Timer 2 Channel 0
$0032
Register Low
(T2CH0L)
Timer 2 Channel 1 Status
$0033
and Control Register
(T2SC1)
Timer 2 Channel 1
$0034
Register High
(T2CH1H)
Timer 2 Channel 1
$0035
Register Low
(T2CH1L)
Figure 22-2. TIM I/O Register Summary (Sheet 3 of 3)

22.5.1 TIM Counter Prescaler

22.5.2 Input Capture

MC68HC908GP32
MC68HC08GP32
MOTOROLA
Freescale Semiconductor, Inc.
Bit 7
6
Read:
Bit 7
6
Write:
Reset:
Read:
CH1F
CH1IE
Write:
0
Reset:
0
0
Read:
Bit 15
14
Write:
Reset:
Read:
Bit 7
6
Write:
Reset:
= Unimplemented
The TIM clock source can be one of the seven prescaler outputs. The
prescaler generates seven clock rates from the internal bus clock. The
prescaler select bits, PS[2:0], in the TIM status and control register
select the TIM clock source.
With the input capture function, the TIM can capture the time at which an
external event occurs. When an active edge occurs on the pin of an input
capture channel, the TIM latches the contents of the TIM counter into the
TIM channel registers, TCHxH:TCHxL. The polarity of the active edge is
programmable. Input captures can generate TIM CPU interrupt
requests.
Rev. 6
Timer Interface Module (TIM)
For More Information On This Product,
Go to: www.freescale.com
5
4
3
5
4
3
Indeterminate after reset
0
MS1A
ELS1B
0
0
0
13
12
11
Indeterminate after reset
5
4
3
Indeterminate after reset
Timer Interface Module (TIM)
Functional Description
2
1
Bit 0
2
1
Bit 0
ELS1A
TOV1
CH1MAX
0
0
0
10
9
Bit 8
2
1
Bit 0
Technical Data
347

Advertisement

Table of Contents
loading

Table of Contents