Serial Line Status Register (Lsr N ) - Intel 386 User Manual

Embedded microprocessor
Table of Contents

Advertisement

Intel386™ EX EMBEDDED MICROPROCESSOR USER'S MANUAL

11.3.7 Serial Line Status Register (LSR n )

Use LSRn to check the status of the transmitter and receiver.
Serial Line Status
LSR0, LSR1
(read only)
7
TE
Bit
Bit
Number
Mnemonic
7
6
TE
5
TBE
4
BI
3
FE
2
PE
1
OE
0
RBF
11-26
TBE
BI
Reserved. This bit is undefined.
Transmitter Empty:
The transmitter sets this bit to indicate that the transmit shift register and
transmit buffer register are both empty. Writing to the transmit buffer
register clears this bit.
Transmit Buffer Empty:
The transmitter sets this bit after it transfers data from the transmit buffer
to the transmit shift register. Writing to the transmit buffer register clears
this bit.
Break Interrupt:
The receiver sets this bit whenever the received data input is held in the
spacing (logic 0) state for longer than a full word transmission time.
Reading the receive buffer register or the serial line status register clears
this bit.
Framing Error
The receiver sets this bit to indicate that the received character did not
have a valid stop bit. Reading the receive buffer register or the serial line
status register clears this bit. If data frame is set for two stop bits the
second stop bit is ignored.
Parity Error:
The receiver sets this bit to indicate that the received data character did
not have the correct parity. Reading the receive buffer register or the
serial line status register clears this bit.
Overrun Error:
The receiver sets this bit to indicate an overrun error. An overrun occurs
when the receiver transfers a received character to the receive buffer
register before the CPU reads the buffer's old character. Reading the
serial line status register clears this bit.
Receive Buffer Full:
The receiver sets this bit after it transfers a received character from the
receive shift register to the receive buffer register. Reading the receive
buffer register clears this bit.
Figure 11-16. Serial Line Status Register (LSR n )
LSR0
Expanded Addr:
F4FDH
ISA Addr:
03FDH
Reset State:
60H
FE
PE
OE
Function
LSR1
F8FDH
02FDH
60H
0
RBF

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Intel386 exIntel386 extbIntel386 extc

Table of Contents