Ssiocon1; D.59 Ssiocon1 - Intel 386 User Manual

D.59 SSIOCON1

SSIO Control 1

SSIOCON1

(read/write)
7
TUE THBE
Bit Bit
Number Mnemonic
7 TUE
6 THBE
(read only bit)
5 TIE
4 TEN
3 ROE
2 RHBF
(read only bit)
1 RIE
0 REN
TIE TEN
Transmit Underrun Error:
The transmitter sets this bit to indicate a transmit underrun error in the
TEN transfer mode. Clear this bit to clear the error flag. If a one is written
to TUE, it is ignored and TUE retains its previous value.
Transmit Holding Buffer Empty:
The transmitter sets this bit when the transmit buffer contents have been
transferred to the transmit shift register, indicating that the buffer is now
ready to accept new data. Writing data to the transmit buffer clears THBE.
When this bit is clear, the buffer is not ready to accept any new data.
Transmitter Interrupt Enable:
0 = Clearing this bit prevents the Interrupt Control Unit from sensing
when the transmit buffer is empty.
1 = Setting this bit connects the transmit buffer empty internal signal to
the Interrupt Control Unit.
Transmitter Enable:
0 = Disables the transmitter.
1 = Enables the transmitter.
Receive Overflow Error:
The receiver sets this bit to indicate a receiver overflow error. Write zero
to this bit to clear the flag.
If a one is written to ROE, the one is ignored and ROE retains its previous
value.
Receive Holding Buffer Full:
The receiver sets this bit when the receive shift register contents have
been transferred to the receive buffer.
Reading the buffer clears this bit.
Receive Interrupt Enable:
0 = Clearing this bit prevents the Interrupt Control Unit from sensing
when the receive buffer is full.
1 = Setting this bit connects the receiver buffer full internal signal to the
Interrupt Control Unit.
Receiver Enable:
0 = Clearing this bit disables the receiver.
1 = Setting this bit enables the receiver.
SYSTEM REGISTER QUICK REFERENCE
Expanded Addr: F486H
ISA Addr: —
Reset State: C0H
ROE RHBF
Function
0
RIE REN
D-59