Data Cache; Overviews; Data Cache Overview - Intel XScale Core Developer's Manual

Table of Contents

Advertisement

Data Cache

The Intel XScale
to and from external memory. There are two data cache structures in the core, a data cache with two
size options (32 K or 16 Kbytes) and a mini-data cache that is 1/16
cache. An eight entry write buffer and a four entry fill buffer are also implemented to decouple the
core instruction execution from external memory accesses, which increases overall system
performance.
6.1

Overviews

6.1.1

Data Cache Overview

The data cache is available as a 32 K or 16 Kbyte, 32-way set associative cache. The size
determines the number of sets; a 32 Kbyte cache has 32 sets and the 16 Kbyte cache has 16 sets.
Each set, irrespective of size, contains 32 ways. Each way of a set contains 32 bytes (one cache
line) and one valid bit. There also exist two dirty bits for every line, one for the lower 16 bytes and
the other one for the upper 16 bytes. When a store hits the cache the dirty bit associated with it is
set. The replacement policy is a round-robin algorithm and the cache also supports the ability to
reconfigure each line as data RAM.
Figure 6-1, "Data Cache Organization" on page 6-62
data address is used to access the cache.
Cache policies may be adjusted for particular regions of memory by altering page attribute bits in
the MMU descriptor that controls that memory. See
The data cache is virtually addressed and virtually tagged. It supports write-back and write-through
caching policies. The data cache always allocates a line in the cache when a cacheable read miss
occurs and will allocate a line into the cache on a cacheable write miss when write allocate is
specified by its page attribute. Page attribute bits determine whether a line gets allocated into the
data cache or mini-data cache.
Developer's Manual
®
core data cache enhances performance by reducing the number of data accesses
January, 2004
Intel XScale® Core Developer's Manual
th
the size of the main data
shows the cache organization and how the
Section 3.2.2
for a description of these bits.
Data Cache
6
61

Advertisement

Table of Contents
loading

Table of Contents