Table of Contents
Advertisement
A.13
VIP Registers Sorted By Name
Table A-12 VIP Registers Sorted by Name
CAP0_ANC_BUF01_BLOCK_CNT
CAP0_ANC_BUF23_BLOCK_CNT
CAP0_ANC_H_WINDOW
CAP0_BUF0_EVEN_OFFSET
CAP0_BUF1_EVEN_OFFSET
CAP0_ONESHOT_BUF_OFFSET
CAP0_PORT_MODE_CNTL
CAP0_VIDEO_SYNC_TEST
DMA_VIP0_TABLE_ADDR
DMA_VIP1_TABLE_ADDR
DMA_VIP2_TABLE_ADDR
DMA_VIP3_TABLE_ADDR
DMA_VIPH_CHUNK_1_VAL
DMA_VIPH_MISC_CNTL
DMA_VIPH0_COMMAND
DMA_VIPH0_COMMAND
© 2007 Advanced Micro Devices, Inc.
Proprietary
Register Name
CAP_INT_CNTL
CAP_INT_STATUS
CAP0_ANC0_OFFSET
CAP0_ANC1_OFFSET
CAP0_ANC2_OFFSET
CAP0_ANC3_OFFSET
CAP0_BUF_PITCH
CAP0_BUF_STATUS
CAP0_BUF0_OFFSET
CAP0_BUF1_OFFSET
CAP0_CONFIG
CAP0_DEBUG
CAP0_H_WINDOW
CAP0_TRIG_CNTL
CAP0_V_WINDOW
CAP0_VBI_H_WINDOW
CAP0_VBI_V_WINDOW
CAP0_VBI0_OFFSET
CAP0_VBI1_OFFSET
CAP0_VBI2_OFFSET
CAP0_VBI3_OFFSET
CONFIG_GPIO
CONFIG_XSTRAP
DMA_VIPH_ABORT
DMA_VIPH_CHUNK_0
DMA_VIPH_STATUS
DMA_VIPH0_ACTIVE
DMA_VIPH1_ACTIVE
Address
VIPDEC:0x908
VIPDEC:0x90C
VIPDEC:0x974
VIPDEC:0x97C
VIPDEC:0x964
VIPDEC:0x95C
VIPDEC:0x960
VIPDEC:0x988
VIPDEC:0x98C
VIPDEC:0x930
VIPDEC:0x970
VIPDEC:0x928
VIPDEC:0x920
VIPDEC:0x92C
VIPDEC:0x924
VIPDEC:0x958
VIPDEC:0x954
VIPDEC:0x938
VIPDEC:0x96C
VIPDEC:0x94C
VIPDEC:0x950
VIPDEC:0x934
VIPDEC:0x948
VIPDEC:0x944
VIPDEC:0x93C
VIPDEC:0x940
VIPDEC:0x980
VIPDEC:0x984
VIPDEC:0x968
VIPDEC:0xE8
VIPDEC:0xE4
VIPDEC:0xA20
VIPDEC:0xA30
VIPDEC:0xA40
VIPDEC:0xA50
VIPDEC:0xA88
VIPDEC:0xA18
VIPDEC:0xA1C
VIPDEC:0xA14
VIPDEC:0xA10
VIPDEC:0xA24
VIPDEC:0xA00
VIPDEC:0xA00
VIPDEC:0xA34
M56 Register Reference Manual
Page
2-133
2-134
2-149
2-149
2-131
2-131
2-131
2-132
2-133
2-127
2-132
2-127
2-127
2-127
2-127
2-129
2-129
2-128
2-131
2-129
2-129
2-128
2-128
2-128
2-128
2-128
2-132
2-132
2-131
2-145
2-144
2-140
2-140
2-140
2-141
2-142
2-139
2-140
2-149
2-139
2-141
2-137
2-144
2-141
A-57
Advertisement
Table of Contents
