AMD M56 Reference Manual page 95

Table of Contents

Advertisement

Field Name
GART_TLB28_DATA
GART_TLB28_VALID
GART debug registers - Data and valid bit on TLB28
Field Name
GART_TLB29_DATA
GART_TLB29_VALID
GART debug registers - Data and valid bit on TLB29
Field Name
GART_TLB30_DATA
GART_TLB30_VALID
GART debug registers - Data and valid bit on TLB330
Field Name
GART_TLB31_DATA
GART_TLB31_VALID
GART debug registers - Data and valid bit on TLB31
Field Name
FC_P_CREDITS
FC_NP_CREDITS
FC_CPL_CREDITS
Flow Control Register
© 2007 Advanced Micro Devices, Inc.
Proprietary
PCIE_TX_GART_TLB28_DATA - R - 32 bits - PCIEIND:0x3F
Bits
Default
25:0
0x0
31
0x0
PCIE_TX_GART_TLB29_DATA - R - 32 bits - PCIEIND:0x40
Bits
Default
25:0
0x0
31
0x0
PCIE_TX_GART_TLB30_DATA - R - 32 bits - PCIEIND:0x41
Bits
Default
25:0
0x0
31
0x0
PCIE_TX_GART_TLB31_DATA - R - 32 bits - PCIEIND:0x42
Bits
Default
25:0
0x0
31
0x0
PCIE_FLOW_CNTL - RW - 32 bits - PCIEIND:0x60
Bits
Default
1:0
0x0
3:2
0x0
5:4
0x0
Description
Data for TLB
Valid bit for TLB
Description
Data for TLB
Valid bit for TLB
Description
Data for TLB
Valid bit for TLB
Description
Data for TLB
Valid bit for TLB
Description
0=30 credits
1=64 credits
2=16 credits
3=8 credits
0=2 credits
1=4 credits
2=1 credit
3=reserved
0=128 credits
1=64 credits
2=32 credits
3=16 credits
M56 Register Reference Manual
Bus Interface Registers
2-89

Advertisement

Table of Contents
loading

Table of Contents