AMD M56 Reference Manual page 11

Table of Contents

Advertisement

MC_CHANNEL_1_MAP
MC_CHANNEL_2_MAP
MC_CHANNEL_SIZE
MEM_NUM_CHANNELS
MEM_USE_XX_CH_ONLY
AIC_IDLE_DET
© 2007 Advanced Micro Devices, Inc.
Proprietary
17:13
0x2
Ignored if NUM_CHANNELS = 0 | 1
0=Bit 7
1=Bit 8
2=Bit 9
3=Bit 10
4=Bit 11
5=Bit 12
6=Bit 13
7=Bit 14
8=Bit 15
9=Bit 16
10=Bit 17
11=Bit 18
12=Bit 19
13=Bit 20
14=Bit 21
15=Bit 22
16=Bit 23
17=Bit 24
18=Bit 25
19=Bit 26
20=Bit 27
21=Bit 28
22=Bit 29
23=Bit 30
24=Bit 31
22:18
0x3
Unused & Invalid.
0=Bit 7
1=Bit 8
2=Bit 9
3=Bit 10
4=Bit 11
5=Bit 12
6=Bit 13
7=Bit 14
8=Bit 15
9=Bit 16
10=Bit 17
11=Bit 18
12=Bit 19
13=Bit 20
14=Bit 21
15=Bit 22
16=Bit 23
17=Bit 24
18=Bit 25
19=Bit 26
20=Bit 27
21=Bit 28
22=Bit 29
23=Bit 30
24=Bit 31
23
0x0
64-bit per channel (not supported by M56 sequencer)
0=32-bit per channel
1=64-bit per channel
25:24
0x0
0=One channel
1=Two channels
2=Four channels
3=Reserved
27:26
0x0
0=ChanA0 if NumofChan=1, A0B0 if 2, Reserved, Reserved
1=ChanB0 if NumofChan=1, A1B1 if 2, Reserved, Reserved
2=ChanA1 if NumofChan=1, A0A1 if 2, A0A1B0B1 if 4, Reserved
3=ChanB1 if NumofChan=1, B0B1 if 2, Reserved, Reserved
28
0x1
0=Ignore AIC idle signal when determining mc_idle signal
1=Use AIC idle signal when determining mc_idle signal
Memory Controller Registers
M56 Register Reference Manual
2-5

Advertisement

Table of Contents
loading

Table of Contents