Pod Clock Field (State Only) - Agilent Technologies 1660A Series User Reference

50/100-mhz state, 500-mhz timing logic analyzers
Table of Contents

Advertisement

The Format Menu

Pod Clock Field (State only)

Pod Clock Field (State only)
The Pod Clock field identifies the type of clock arrangement assigned to each
pod. When the Pod Clock field is selected, a clock arrangement type menu
appears with the choices of Master, Slave, or Demultiplex. Once a pod clock
is assigned a clock arrangement, its identity and function follows what is
configured in the Master and Slave Clock fields.
The Pod Clock field and the clocking arrangement is only available in a State
analyzer.
Master
This option specifies that data on all pods designated "Master Clock," in the
same analyzer, are strobed into memory when the status of the clock lines
match the clocking arrangement specified under the Master Clock.
See Also
"Master and Slave Clock Field" found later in this chapter for information
about configuring a clocking arrangement.
Clock arrangement selection menu
Pod clock field
Pod Clock Field
11–15

Advertisement

Table of Contents
loading

This manual is also suitable for:

1660a1661a1662a1663a1664a1663as

Table of Contents