Agilent Technologies 1660A Series User Reference page 176

50/100-mhz state, 500-mhz timing logic analyzers
Table of Contents

Advertisement

The Format Menu
Pod Clock Field (State only)
When the analyzer sees a match between the slave clock input and the Slave
Clock arrangement, Demux Slave data is latched. Then, followed by a match
of the master clock and the master clock arrangement, the slave data is
strobed into analyzer memory along with the master data. If multiple slave
clocks occur between master clocks, only the data latched by the last slave
clock prior to the master clock is strobed into analyzer memory.
Pod 1
Latching Slave Data In Demultiplex Mode
11–18
Analyzer Memory
Slave Latch
Pod 2 is not connected
Master
Clock
Slave
Clock

Advertisement

Table of Contents
loading

This manual is also suitable for:

1660a1661a1662a1663a1664a1663as

Table of Contents