Checking The Configuration; Selecting A Clock Source Based On The Priority; Establishing The Configuration Task - Huawei Quidway S9300 Configuration Manual

Quidway S9300 Terabit Routing Switch
Configuration Guide - Device Management
Clock No.
8
9
----End

11.4.3 Checking the Configuration

After manually specifying a reference clock source, you can check the configuration by using
the following commands.
Prerequisite
The configurations of manual clock source selection are complete.
Procedure
Step 1 Run the display clock mode command to check the mode of clock source selection.
Step 2 Run the display clock selection command to check the current clock sources of the external
clocks.
----End

11.5 Selecting a Clock Source Based on the Priority

When the SSM quality level is not used in clock source selection, you can select the clock source
based on the priority. This is a typical application scenario of Ethernet clock syntonization.

11.5.1 Establishing the Configuration Task

Before selecting configuring clock source selection based on the priority, familiarize yourself
with the applicable environment, complete the pre-configuration tasks, and obtain the required
data.
Applicable Environment
When there are multiple clock sources, you can set different priorities for them. In normal
situations, a clock board uses the clock source of the highest priority. If no clock source is
specified forcibly or manually and the SSM quality level is not used in clock source selection,
when the clock source of the highest priority fails, the clock board uses the clock source of the
second highest priority.
To implement clock syntonization on the entire network, you can set priorities of clock sources
to ensure that the clock source on the input line of the primary reference clock has the highest
priority on each device.
Issue 03 (2011-12-29)
NOTE
You can run either of the preceding commands to check the configuration of manual clock source selection.
Huawei Proprietary and Confidential
Copyright © Huawei Technologies Co., Ltd.
11 Ethernet Clock Syntonization Configuration
Clock Source
Peer Board FSU (reserved)
System Clock
171