Motorola DSP96002 User Manual page 344

32-bit digital signal processor
Table of Contents

Advertisement

FNEG.S
Operation:
0 - D
ROUND(SP)
(parallel data bus move)
Description:
Subtract the destination operand D from zero, round to single precision and store the result in the destina-
tion operand D.
Input Operand(s) Precision: SEP Floating-Point.
Output Operand Precision: SP Floating-Point.
CCR Condition Codes:
C
V
Z
N
I
LR
R
A
ER Status Bits:
INX
DZ
UNF
OVF
OPERR-Always cleared.
SNAN -Set if operand is a signaling NaN. Cleared otherwise.
NAN
UNCC -Always cleared.
IER Flags: Flags changed according to standard definition.
A - 156
Negate
D
- Not affected.
- Not affected.
- Set if result is zero. Cleared otherwise.
- Set if result is negative. Cleared otherwise.
- Set if result is infinity. Cleared otherwise.
- Not affected.
- Not affected.
- Not affected.
-Set if result is inexact. Cleared otherwise.
-Always cleared.
-Set if result underflows. Cleared otherwise.
-Set if result overflows. Cleared otherwise.
-Set if result is a NaN. Cleared otherwise.
DSP96002 USER'S MANUAL
Assembler Syntax:
FNEG.S D
(move syntax - see the MOVE instruction
description.)
FNEG.S
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents