Motorola DSP96002 User Manual page 219

32-bit digital signal processor
Table of Contents

Advertisement

Bcc
Operation:
If cc, then PC+xx
else PC+1
If cc, then PC+xxxx
else PC+1
If cc, then PC+Rn
else PC+1
Description:
If the specified condition is true, program execution continues at location PC+displacement. The PC con-
tains the address of the next instruction. If the specified condition is false, the PC is incremented and
program execution continues sequentially. The displacement is a 2's complement 32-bit integer that rep-
resents the relative distance from the current PC to the destination PC. Short Displacement, Long Dis-
placement and Address Register PC Relative addressing modes may be used. The Short Displacement
15-bit data is sign extended to form the PC relative displacement. See Section A.10 for restrictions.
"cc" may specify the following conditions:
Mnemonic
CC (HS) - carry clear (higher or same)
CS (LO) - carry set (lower)
EQ
GE
GT
HI
LE
LS
LT
MI
NE(Q)
PL
VC
VS
CCR Condition Codes:
ER Status Bits:
IER Flags:
MOTOROLA
Branch Conditionally
PC
PC
PC
PC
PC
PC
- equal
- greater or equal
- greater than
- higher
- less or equal
- lower or same
- less than
- minus
- not equal
- plus
- overflow clear
- overflow set
Not affected.
Not affected.
Not affected.
DSP96002 USER'S MANUAL
Assembler Syntax:
Bcc
label (short)
Bcc
label
Bcc
Rn
Condition
C = 0
C = 1
Z = 1
N && V = 0
Z v (N && V) = 0
Z v C = 0
Z v (N && V) = 1
Z v C = 1
N && V = 1
N = 1
Z = 0
N = 0
V = 0
V = 1
Bcc
A - 31

Advertisement

Table of Contents
loading

Table of Contents