Table 6-3 Chip-Select Group B Base Address Register Description; Table 6-4 Chip-Select Group C Base Address Register Description - Motorola MC68VZ328 User Manual

Motorola mc68vz328 integrated processor user's manual
Table of Contents

Advertisement

CSGBB
Chip-Select Group B Base Address Register
BIT
14
13
15
GB
GB
GB
B28
B27
B26
TYPE
rw
rw
rw
0
0
RESET
Table 6-3. Chip-Select Group B Base Address Register Description
Name
GBBx
Group B Base Address
Bits 15
1
the high-order bits (28–14) of the starting
address for the chip-select range.
Reserved
Reserved
Bit 0
CSGBC
Chip-Select Group C Base Address Register
BIT
14
13
15
GB
GB
GB
C2
C2
C2
8
7
TYPE
rw
rw
rw
0
0
RESET
Table 6-4. Chip-Select Group C Base Address Register Description
Name
GBCx
Group C Base Address—These bits select
Bits 15–1
the high-order bits (28–14) of the starting
address for the chip-select range.
Reserved
Reserved
Bit 0
12
11
10
GB
GB
GB
GB
B25
B24
B23
B22
rw
rw
rw
rw
0
0
0
0
Description
These bits select
12
11
10
GB
GB
GB
GB
C2
C2
C2
C2
6
5
4
3
rw
rw
rw
rw
0
0
0
0
Description
Chip-Select Logic
9
8
7
6
GB
GB
GB
GB
B21
B20
B19
B18
rw
rw
rw
rw
0
0
0
0
0x0000
The chip-select base address must be set
according to the size of the corresponding
chip-select signals of the group.
This bit is reserved and should be set to 0.
9
8
7
6
GB
GB
GB
GB
C2
C2
C1
C1
2
1
0
9
rw
rw
rw
rw
0
0
0
0
0x0000
The chip-select base address must be set
according to the size of the corresponding
chip-select signals of the group.
This bit is reserved and should be set to 0.
Programming Model
0x(FF)FFF102
5
4
3
2
GB
GB
GB
GB
B17
B16
B15
B14
rw
rw
rw
rw
0
0
0
0
Setting
0x(FF)FFF104
5
4
3
2
GB
GB
GB
GB
C1
C1
C1
C1
8
7
6
5
rw
rw
rw
rw
0
0
0
0
Setting
BIT
1
0
0
0
BIT
1
0
4
0
0
6-5

Advertisement

Table of Contents
loading

Table of Contents