Cortex Hdr Hardware Architecture; Figure 4: Cortex Hdr Hardware Block Diagram - Safran CORTEX Series User Manual

High data rate receiver
Table of Contents

Advertisement

1.4.3

CORTEX HDR Hardware Architecture

The CORTEX HDR comprises the following elements:
 A PC-compatible workstation,
 A Demodulator board (SDSY),
 An optional Test Modulator board, including a noise generator and a telemetry simulator
(SDSY).
ETHERNET PORT
Monitoring
TM Data
& Control
Demodulator Board
IF
PCM + CLOCK
INPUTS
I/Os
© Safran Data Systems – IMP000074 e14r1
HIGH DATA RATE RECEIVER
HDR-4G+ USER'S MANUAL
PC Server Board
PCI BUS
Playback Data
Monitoring
& Control
Playback
Data
10M + IRIG+AGC
I/Os

Figure 4: CORTEX HDR Hardware Block Diagram

This document is the property of
It cannot be duplicated or distributed without expressed written consent.
Ref.
DTU 100782
Is.Rev
3.5
Date:
June 1, 2021
PC-compatible Workstation
Test Modulator Board
(Option)
IF
TEST
OUTPUT
I/Os
Safran Data Systems
.
Page 36

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents