Figure 484. Swpmi Single Software Buffer Mode Reception - ST STM32L4 5 Series Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0351
1.
Disable stream or channel in DMA module
2.
Read the number of bytes in the received frame payload in the SWPMI_RFL register
3.
Read the frame payload in the RAM buffer
4.
Enable stream or channel in DMA module
5.
Set CRXBFF bit in the SWPMI_ICR register to clear RXBFF flag (refer to
SWPMI single software buffer mode
Multi software buffer mode
This mode allows to work with several frame buffers in the RAM memory, in order to ensure
a continuous reception, keeping a very low CPU load, using the DMA. The frame payloads
are stored in the RAM memory, together with the frame status flags. The software can check
the DMA counters and status flags at any time to handle the received SWP frames in the
RAM memory.
The Multi software buffer mode must be used in combination with the DMA in circular mode.
The Multi software buffer mode is selected by setting both RXDMA and RXMODE bits in
SWPMI_CR register.

Figure 484. SWPMI single software buffer mode reception

DocID024597 Rev 5
Single Wire Protocol Master Interface (SWPMI)
reception).
Figure 484:
1503/1830
1517

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4 5 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF