Figure 525. Interrupt Hierarchy - ST STM32L4 5 Series Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0351
USB on-the-go full-speed (OTG_FS)

Figure 525. Interrupt hierarchy

1. The core interrupt register bits are shown in
OTG core interrupt register (OTG_GINTSTS) on page
1659.
DocID024597 Rev 5
1645/1830
1774

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4 5 Series and is the answer not in the manual?

Table of Contents

Save PDF