RM0351
Bits 31:0 DATA[31:0]: Data
A write to this register loads the FIFO provided the FIFO is not full.
A read from this register empties the FIFO if the FIFO is not empty.
43.5.10
SAI register map
The following table summarizes the SAI registers.
Register
Offset
and reset
value
SAI_GCR
0x0000
Reset value
0x0004
SAI_xCR1
or
0x0024
Reset value
SAI_xCR2
0x0008 or
0x0028
Reset value
SAI_xFRCR
0x000C or
0x002C
Reset value
SAI_xSLOTR
0x0010 or
0x0030
Reset value
SAI_xIM
0x0014 or
0x0034
Reset value
SAI_xSR
0x0018 or
0x0038
Reset value
SAI_xCLRFR
0x001C or
0x003C
Reset value
Table 259. SAI register map and reset values
0 0 0 0 0
SLOTEN[15:0]
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
DocID024597 Rev 5
Serial audio interface (SAI)
0 0
0 0 0 0 0 0 0 1 0
MUTECN[5:0]
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FSALL[6:0]
0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 1 1 1
0 0 0 0 0 0
0 0 0
0 0
0 0
0 0 0 0
FRL[7:0]
FBOFF[4:0]
0 0 0 0 0
0 0 0 0 0 0 0
0 0 0 0 1 0 0
0 0 0
0 0 0
1489/1830
1490
Need help?
Do you have a question about the STM32L4 5 Series and is the answer not in the manual?
Questions and answers