YASKAWA Sigma-V Series User Manual page 30

Ac servo drives
Hide thumbs Also See for Sigma-V Series:
Table of Contents

Advertisement

1 Outline
1.4.2 Basic Specifications
I/O
Signals
Communi-
cations
Function
LED Display
Panel Operator Func-
tions
Analog Monitor (CN5)
1-8
Phase A, B, C: line driver
Encoder Output Pulse
Encoder output pulse: any setting ratio (Refer to 5.3.7.)
Fixed Input
SEN signal
Number of
Channels
Input
Sequence
Signals
Input
which can
Functions
be allocated
Fixed Output Servo alarm (ALM), alarm code (ALO1, ALO2, ALO3) outputs
Number of
Channels
Output
Sequence
Signals
Output
which can
Functions
be allocated
Digital operator (Model: JUSP-OP05A-1-E), personal computer (can be con-
Interface
nected with SigmaWin+)
RS422A
1:N
Commu-
Communica-
N = Up to 15 stations possible at RS422A
nications
tions
(CN3)
Axis
Address
Set by parameter
Setting
Interface
Personal computer (can be connected with SigmaWin+)
USB
Commu-
Communica-
nications
tions
Complies with standard USB1.1. (12 Mbps)
(CN7)
Standard
CHARGE indicator
Display Unit
Five 7-segment LEDs
Switches
Four push switches
Number of points: 2
Output voltage:
Resolution: 16 bits
Accuracy:
Max. output current:
Settling time (
7 ch
• Servo ON (/S-ON)
• Proportional control (/P-CON)
• Forward run prohibited (P-OT), reverse run prohibited
(N-OT)
• Alarm reset (/ALM-RST)
• Forward external torque limit (/P-CL), reverse external
torque limit (/N-CL)
• Internal set speed control (/SPD-D, /SPD-A, /SPD-B)
• Control selection (/C-SEL)
• Zero clamping (/ZCLAMP)
• Reference pulse inhibit (/INHIBIT)
• Gain selection (/G-SEL)
• Reference pulse input multiplication switching
(/PSEL)
• DB answer (/DBANS)
Signal allocations can be performed, and positive and
negative logic can be changed.
3 ch
• Positioning completion (/COIN)
• Speed coincidence detection (/V-CMP)
• Rotation detection (/TGON)
• Servo ready (/S-RDY)
• Torque limit detection (/CLT)
• Speed limit detection (/VLT)
• Brake (/BK)
• Warning (/WARN)
• Near (/NEAR)
• Reference pulse input multiplication switching output
(/PSELA)
Signal allocations can be performed, and positive and
negative logic can be changed.
±
10VDC (linearity effective range
±
20 mV (Typ)
±
10 mA
±
1%): 1.2 ms (Typ)
(cont'd)
±
8 V)

Advertisement

Table of Contents
loading

Table of Contents