Intel MCS48 User Manual page 93

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

INSTRUCTION SET
ANL
A,#data
Logical
AND
Accumulator
With Immediate
Mask
10
1
00
11
d7ded5
d4
d3d2
d-jdo
This
is
a 2-cycle
instruction.
Data
in
the
accumulator
is
logically
ANDed
with
an
immediately-specified
mask.
(A)-«-
(A)
AND
data
Examples:
ANDID:
ANL
A,#0AFH
ANL
A,#3+X/Y
'AND'
ACC CONTENTS
WITH
MASK
10101111
'AND'
ACC CONTENTS
WITH VALUE OF EXP
'3+X/Y'
ANL
BUS,#data
Logical
AND
BUS
With
Immediate
Mask
(Not
in
8021, 8022)
100
1
1000
d7ded5d4
d3d2d-|dn
This
is
a 2-cycle
instruction.
Data on
the
BUS
port
is
logically
ANDed
with
an
immediately-specified
mask.
This
instruction
assumes
prior specification of
an
'OUTL
BUS,
A' instruction.
(BUS)-*-
(BUS)
AND
data
Example:
ANDBUS: ANL BUS,#MASK
'AND*
BUS
CONTENTS
WITH
MASK EQUAL
VALUE
OF
SYMBOL
'MASK'
ANL
Pp,#data
Logical
AND
Port 1-2
With Immediate
Mask
(Not
in
8021, 8022)
100
1
1
Op
p
d7d
6
d
5
d
4
d
3
d
2
d^o
This
is
a 2-cycle
instruction.
Data on
port
'p'
is
logically
ANDed
with
an
immediately-specified
mask.
Example:
(Pp)-*- (Pp)
AND
data
ANDP2:
ANL
P2,#0F0H
p=1-2
'AND'
PORT
2
CONTENTS
WITH
MASK
*F0'
HEX
(CLEAR
P20-23)
ANLD
Pp,A
Logical
AND
Port 4-7
With
Accumulator
Mask
100
1
1
1
pp
This
is
a 2-cycle
instruction.
Data
on
port
'p'
is
logically
ANDed
with the
digit
mask
contained
in
accumulator
bits 0-3.
(Pp)-*- (Pp)
AND
(AO-3)
p=4-7
Mnemonics
copyright
Intel
Corporation
1976.
4-11

Advertisement

Table of Contents
loading

Table of Contents