Intel MCS48 User Manual page 394

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

8291
F6=
DCL
+
SDC-LADS
Figure
A.1.
8291
State
Diagrams
I
DC
I
I
I
I
,_j
I
I
I
DT
I
I
i
Appendix B
IEEE 488
TIME
VALUES
Time
Value
Identifier*
Function
(Applies
to)
Description
Value
Ti
SH
Settling
Time
for
Multiline
Messages
>2
M
sf
t2
LC,IC,SH,AH,T,L
Response
to
ATN
<
200ns
T
3
AH
Interface
Message
Accept
Timeij!
>0S
t4
T,TE,L,LE,C,CE
Response
to
IFC
or
REN
False
<
100ms
t5
PP
Response
to
ATN+EOI
<
200ns
T
6
C
Parallel Poll
Execution
Time
>2^s
T
7
C
Controller
Delay
to
Allow Current Talker
to
see
ATN
Message
>
500ns
T
8
C
Length
of
IFC
or
REN
False
> 100
MS
T
9
C
Delay
for
EOT*
>1.5
M
stt
*
Time
values
specified
by
a lower
case
t
indicate
the
maximum
time allowed
to
make
a
state transition.
Time
values specified
by an
upper case
T
indicate the
minimum
time
that
a function
must
remain
in
a state before
exiting.
t
If
three-state drivers are
used on
the
DIO,
DAV, and EOI
lines,
Ti
may
be:
1.
>
1100ns
2.
Or
>
700ns
if
it
is
known
that within
the controller
ATN
is
driven
by a
three-state
driver.
3.
Or
>
500ns
for
all
subsequent
bytes following the
first
sent
after
each
false transition of
ATN
(the
first
byte
must be
sent
in
accordance
with
(1)
or
(2).
4.
Or
>
350ns
for
all
subsequent
bytes following the
first
sent
after
each
false transition of
ATN
under
conditions
specified
in
Section
5.2.3
and warning
note.
See IEEE
Standard
488.
_l_
Time
required
for
interface
functions
to
accept, not necessarily
respond
to
interface
messages.
<5
Implementation independent.
**
Delay
required
for
EOI,
NDAC,
and
NRFD
signal
lines
to indicate
valid states.
tt
S
600ns
for
three-state
drivers.
8-104
00229A

Advertisement

Table of Contents
loading

Table of Contents