Intel MCS48 User Manual page 210

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

8355/8355-2
a.
Input
Mode
RDOR
10
R
\
J
PORT
INPUT
DATA"
BUS
31
X
:x
b.
Output
Mode
\
J
W"
PORT
OUTPUT
X
GLITCH FREE
OUTPUT
DATA*
BUS
-X
X.
•DATA
BUS TIMING
IS
SHOWN
IN
FIGURE
4.
Figure
3.
I/O
Port
Timing
(CE
2
=1-CE,-0)
Figure
4.
Wait
State
Timing
(READY =
0)
6-58

Advertisement

Table of Contents
loading

Table of Contents