Intel MCS48 User Manual page 338

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

8259A
A
o
o,
C
«
<\
D
4
0,
D,
D,
°0
A,
S
1
LTIM
F
S
IC4
1
ICW4
NEEDED
0=
NO
ICW4
NEEDED
1
1
-
SINGLE
0-
NOT
SINGLE
CALL ADDRESS INTERVAL
1
-
INTERVAL OF
4
0- INTERVAL
OF
8
1
-
LEVEL TRIGGERED
INPUT
=
EDGE TRIGGERED
INPUT
A
7
-
A5OF LOWER
ROUTINE ADDRESS
(MCS
80/8S
MODE
ONLY)
A
D
C
C
°i
c
4
3
D
2
D,
°b
1
A
,s
A
14
A
13
*.2
A
11
A
10
S
A
.
UPPER ROUTINE
ADDRESS
ICW3
(MASTER
DEVICE)
A
o
D
6
°»
D
4
3
°2
D
.
°b
1
S,
h
%
S,
S3
s,
s,
So
1
>
IR
INPUT
HAS A SLAVE
'
IR
INPUT
DOES NOT HAVE
A SLAVE
ICW3 (SLAVE DEVICE)
0$
D
4
3
D
2
1
ID,
ID,
ID
SLAVE
IDI'
1
2
3
4
s
6
7
1
1
1
1
1
1
1
1
1
1
1
1
AO
D7
06
D5
D
4
D3
02
D
1
DO
1
FNM
BUF
M/S
AEOI
„FM
1
=
MCS
86
MODE
--
MCS
80/85
MODE
1
AUTO
EOI
0>
NORMAL
EOI
-
NON
BUFFERED
MODE
-
BUFFERED MODE/SLAVE
-
BUFFERED MODE/MASTER
1
X
1
1
1
-
FULLY NESTED
MODE
NOT
F
JLLY
NESTED
MODE
NOTE
1:
SLAVED
ID
IS
EQUAL TO THE CORRESPONDING MASTER
IR
INPUT.
NOTE
2:
X
INDICATED
'DON'T
CARE"
Initialization
Command
Word
Format
8-48

Advertisement

Table of Contents
loading

Table of Contents