Intel MCS48 User Manual page 185

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

iny
8021
SINGLE
COMPONENT
8-BIT
MICROCOMPUTER
8-Bit
CPU,
ROM, RAM,
I/O
in
Single
28-Pin
Package
Single
5V
Supply (+4.5V
to
6.5V)
8.38
/xsec
Cycle With 3.58
MHz
XTAL;
All
Instructions
1
or
2 Cycles
Instructions
8748
Subset
High Current
Drive Capability
2
Pins
1Kx8ROM
64
x
8
RAM
21 I/O Lines
Interval
Timer/Event Counter
Clock Generated With
Single Inductor
or Crystal
Zero-Cross
Detection
Capability
Easily
Expandable
I/O
The
latel®
8021
is
a
totally self-sufficient 8-bit parallel
computer
fabricated
on a
single
silicon
chip using
Intel's
N-
channel
silicon
gate
MOS
process.
The
features
of
the
8021
include a
subset
of
the
8048
optimized
for
low
cost,
high
volume
applications, plus additional
I/O
flexibility
and
power.
The 8021
contains
1K
X
8 program memory, a
64 X
8 data memory,
211/0
lines,
and
an
8-bit
timer/event
counter,
in
addition
to
on-board
oscillator
and
clock
circuits.
For
systems
that
require extra
I/O
capability,
the
8021 can be
expanded
using the
8243
or
discrete
logic.
This
microprocessor
is
designed
to
be
an
efficient
controller
as
well
as an
arithmetic
processor.
The 8021 has
bit
handling
capability
as
well
as
facilities for
both
binary
and
BCD
arithmetic.
Efficient
use
of
program
memory
results
from an
instruction
set consisting
mostly
of
single
byte
instructions
and
no
instructions
over
two
bytes
in
length.
To
minimize the
development problems and maximize
flexibility,
an
8021 system can be
easily
designed
using the
8021
emulation board, the
EM-1.
The EM-1
contains a 40-pin
socket which can
accommodate
either
the
8748
shipped
with the
board
or
an ICE-48
plug.
Also,
the
necessary
discrete
logic to
reproduce
the
8021's
additional
I/O
features
is
included.
PIN
CONFIGURATION
P22
C
P23
C
PROG
C
POO
P01
C
P02
P03
P04
C
P05
C
P06
C
P07
C
ALE C
T1
C
VSS C
3 vcc
3
P21
3
P20
3
P17
3
P16
3
P15
3
P14
3
P13
3
P12
3
P11
3
P10
3
RESET
3 XTAL
2
3 XTAL
1
LOGIC
SYMBOL
ADDRESS
*- LATCH
ENABLE
PORT
*- EXPANDER
STROBE
BLOCK DIAGRAM
1024WORDS
PROGRAM
MEMORY
:?*>:
64
WORDS
DATA
MEMORY
^>
8BIT
TIMER/
EVENT COUNTER
o
INTEL
CORPORATION ASSUMES
NO
RESPONSIBILITY
FOR
THE USE OF
ANY
CIRCUITRY
OTHER THAN
CIRCUITRY
EMBODIED
IN
AN
INTEL
PRODUCT.
NO
OTHER
CIRCUIT
PATENT
LICENSES
ARE
IMPLIED
©
INTEL
CORPORATION, 1979
6-T?

Advertisement

Table of Contents
loading

Table of Contents