Intel MCS48 User Manual page 330

Family of single chip microcomputers
Hide thumbs Also See for MCS48:
Table of Contents

Advertisement

8255A/8255A-5
PERIPHERAL
BUS
DATA FROM
PERIPHERAL
TO
8255
Figure
30.
MODE
2
(Bidirectional)
NOTE:
Any
sequence
where
W
R
occurs befo
re
ACK
and S
T
B
occu
rs
before
R D
is
permissible.
(INTR
= IBF
MASK
STB
RD
+
OBF
MASK
ACK
WR
)
8-40
00744A

Advertisement

Table of Contents
loading

Table of Contents