Operation Event Registers - Keithley 2601 Reference Manual

Appendix D: Status Model
Table D-6
Status event status registers and bits
Command
To set register bits:
status.standard.enable = status.standard.OPERATION_COMPLETE
status.standard.enable = status.standard.OPC
status.standard.enable = status.standard.QUERY_ERROR
status.standard.enable = status.standard.DDE
status.standard.enable = status.standard.QYE
status.standard.enable = status.standard.DEVICE_DEPENDENT_ERROR
status.standard.enable = status.standard.EXECUTION_ERROR
status.standard.enable = status.standard.EXE
status.standard.enable = status.standard.COMMAND_ERROR
status.standard.enable = status.standard.CME
status.standard.enable = status.standard.USER_REQUEST
status.standard.enable = status.standard.URQ
status.standard.enable = status.standard.POWER_ON
status.standard.enable = status.standard.PON
To read registers:
print(status.standard.enable)
print(status.standard.condition)
print(status.standard.event)

Operation Event Registers

As shown in
Commands are summarized in
parameter values. For details, see
Table D-7
Operation event commands
1
Command
To set register bits:
status.operation.* = status.operation.CALIBRATING
status.operation.* = status.operation.CAL
status.operation.* = status.operation.MEASURING
status.operation.* = status.operation.MEAS
status.operation.* = status.operation.PROMPTS
status.operation.* = status.operation.PRMPTS
status.operation.* = status.operation.USER
status.operation.* = status.operation.INSTRUMENT_SUMMARY
status.operation.* = status.operation.INST
status.operation.* = status.operation.PROGRAM_RUNNING
status.operation.* = status.operation.PROG
1. * = '.ntr', '.ptr' and '.enable'; smuX = smua or smub.
** = '.ntr', '.ptr', '.enable', and '.condition'; smuX = smua or smub.
D-18
Figure D-3, there are seven register sets associated with Operation Event Status.
Table
"Programming enable and transition
Return to Section Topics
Series 2600 System SourceMeter® Instruments Reference Manual
D-7. Keep in mind that bits can also be set by using numeric
Bit
B0
B0
B2
B2
B3
B3
B4
B4
B5
B5
B6
B6
B7
B7
registers" in this appendix.
Bit
B0
B0
B4
B4
B11
B11
B12
B13
B13
B14
B14
2600S-901-01 Rev. C / January 2008