Ecc Error Signals; Interrupts For Endpoints - Altera Cyclone V User Manual

Hard ip for pci express
Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

Chapter 5: IP Core Interfaces

ECC Error Signals

Figure 5–14
Figure 5–14. 100 ms Requirement
npor
IO_POF_Load
PCIe_LinkTraining_Enumeration
dl_ltssm[4:0]
ECC Error Signals
Table 5–7
information about all interrupt mechanisms.
Table 5–7. ECC Error Signals for Hard IP Implementation
Signal
derr_cor_ext_rcv0
derr_cor_ext_rcv1
derr_rpl
derr_cor_ext_rpl
Note to
Table
5–7:
(1) The Avalon-ST rx_st_err described in

Interrupts for Endpoints

Table 5–8
level sensitive. Refer to
mechanisms.
Table 5–8. Interrupt Signals for Endpoints (Part 1 of 2)
Signal
tl_app_msi_req
tl_app_msi_ack
tl_app_msi_tc[2:0]
November 2011 Altera Corporation
illustrates the timing relationship between npor and the LTSSM L0s state.
describes the ECC error signals. Refer to
I/O
Indicates a corrected error in the RX buffer. This signal is for debug only. It
O
is not valid until the RX buffer is filled with data.
O
This signal is not used and can be tied to ground.
Indicates an uncorrectable error in the retry buffer. This signal is for debug
O
only.
Indicates a corrected ECC error in the retry buffer. This signal is for debug
O
only.
Table 5–2 on page 5–3
describes the IP core's interrupt signals for Endpoints. These signals are
Chapter 10, Interrupts
I/O
Application Layer MSI request. Assertion causes an MSI posted write TLP to be generated
I
based on the MSI configuration register values and the tl_app_msi_tc and app_msi_num
input ports.
Application Layer MSI acknowledge. This signal acknowledges the Application Layer's
O
request for an MSI interrupt.
Application Layer MSI traffic class. This signal indicates the traffic class used to send the
I
MSI (unlike INTX interrupts, any traffic class can be used to send MSIs).
100 ms (maximum)
detect.
detect.active polling.active
quiet
Chapter 11, Interrupts
(1)
Description
indicates an uncorrectable error in the RX buffer.
for descriptions of all interrupt
Description
5–17
L0
for detailed
Cyclone V Hard IP for PCI Express
User Guide

Advertisement

Table of Contents
loading

Table of Contents