Table of Contents
Advertisement
ELECTRICAL SPECIFICATIONS
CLK
Signal
T
=
T7, T11, T29 (Valid Delay)
x
T
=
T14, T15 (Pulse Width)
pw
V
=
1.0V for GTL+ signal group; 1.25V for CMOS, APIC and TAP signal groups
CLK
Signal
T
=
T8, T12, T27 (Setup Time)
s
T
=
T9, T13, T28 (Hold Time)
h
V
=
1.0V for GTL+ signal group; 1.25V for CMOS, APIC and TAP signal groups
Figure 7-8. System Bus Setup and Hold Timings
7-26
T
x
V
Valid
Figure 7-7. System Bus Valid Delay Timings
T
T
s
V Valid
Valid
T
pw
h
T
x
000762b
000763b
Advertisement
Table of Contents
