Pwm Phase Value To Be Compared Setting Registers - Panasonic MN103S User Manual

Panaxseries
Hide thumbs Also See for MN103S:
Table of Contents

Advertisement

Chapter 10
Motor Control PWM
10.2.6

PWM Phase Value to be Compared Setting Registers

PWM phase value to be compared setting register is used to determine the timing at which 3-phase output of
PWM0 and PWM1 is to change. This register needs to be set only when double-buffer mode is selected. The
value of TCMPn is loaded into the register at the timing selected with the PWM mode control register (PWM-
MDn). When the PWM counter is not running, the double-buffer value is loaded into the register as is regardless
of the specified read timing.
PWM00 Phase Value to be Compared Setting Register (TCMP0A: 0x0000A310) [16-bit Access
Register]
bp
15
Flag
TCP
A0F
At reset
0
Access
R/W
bp
Flag
TCPA0F
15-0
to
TCPA00
PWM01 Phase Value to be Compared Setting Register (TCMP0B: 0x0000A314) [16-bit Access
Register]
bp
15
Flag
TCP
B0F
At reset
0
Access
R/W
bp
Flag
TCPB0F
15-0
to
TCPB00
PWM02 Phase Value to be Compared Setting Register (TCMP0C: 0x0000A318) [16-bit Access
Register]
bp
15
Flag
TCP
C0F
At reset
0
Access
R/W
bp
Flag
TCPC0F
15-0
to
TCPC00
X - 12
Control Registers
14
13
12
11
TCP
TCP
TCP
TCP
A0E
A0D
A0C
A0B
0
0
0
0
R/W
R/W
R/W
R/W
Description
Timing at which PWM00 phase output is
to change setting
14
13
12
11
TCP
TCP
TCP
TCP
B0E
B0D
B0C
B0B
0
0
0
0
R/W
R/W
R/W
R/W
Description
Timing at which PWM01 phase output is
to change setting
14
13
12
11
TCP
TCP
TCP
TCP
C0E
C0D
C0C
C0B
0
0
0
0
R/W
R/W
R/W
R/W
Description
Timing at which PWM02 phase output is
to change setting
10
9
8
7
TCP
TCP
TCP
TCP
A0A
A09
A08
A07
0
0
0
0
R/W
R/W
R/W
R/W
Setting condition
Setting a value of PWM00 phase to be compared with the PWM0
binary counter
10
9
8
7
TCP
TCP
TCP
TCP
B0A
B09
B08
B07
0
0
0
0
R/W
R/W
R/W
R/W
Setting condition
Setting a value of PWM01 phase to be compared with the PWM0
binary counter
10
9
8
7
TCP
TCP
TCP
TCP
C0A
C09
C08
C07
0
0
0
0
R/W
R/W
R/W
R/W
Setting condition
Setting a value of PWM02 phase to be compared with the PWM0
binary counter
6
5
4
3
TCP
TCP
TCP
TCP
A06
A05
A04
A03
0
0
0
0
R/W
R/W
R/W
R/W
6
5
4
3
TCP
TCP
TCP
TCP
B06
B05
B04
B03
0
0
0
0
R/W
R/W
R/W
R/W
6
5
4
3
TCP
TCP
TCP
TCP
C06
C05
C04
C03
0
0
0
0
R/W
R/W
R/W
R/W
2
1
0
TCP
TCP
TCP
A02
A01
A00
0
0
0
R/W
R/W
R/W
2
1
0
TCP
TCP
TCP
B02
B01
B00
0
0
0
R/W
R/W
R/W
2
1
0
TCP
TCP
TCP
C02
C01
C00
0
0
0
R/W
R/W
R/W

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn103sa7dMn103sa7g

Table of Contents